


EMIF10-1K010F1

ABSOLUTE MAXIMUM RATINGS ($T_{amb} = 25\text{ }^{\circ}\text{C}$)

Symbol	Parameter and test conditions	Value	Unit
T_j	Junction temperature	125	$^{\circ}\text{C}$
T_{op}	Operating temperature range	-40 to + 85	$^{\circ}\text{C}$
T_{stg}	Storage temperature range	-55 to +150	$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25\text{ }^{\circ}\text{C}$)

Symbol	Parameters
V_{BR}	Breakdown voltage
I_{RM}	Leakage current @ V_{RM}
V_{RM}	Stand-off voltage
V_{CL}	Clamping voltage
R_d	Dynamic impedance
I_{PP}	Peak pulse current
$R_{I/O}$	Series resistance between Input & Output
C_{in}	Input capacitance per line



Symbol	Test conditions	Min	Typ	Max	Unit
V_{BR}	$I_R = 1\text{ mA}$	6	8	10	V
I_{RM}	$V_{RM} = 3\text{ V}$ per line			500	nA
$R_{I/O}$		900	1000	1100	Ω
C_{line}	At 0V bias	80	100	120	pF

Fig. 1: S21(dB) attenuation measurement and Aplac simulation.




Fig. 2: Analog crosstalk measurements.




Fig. 3: Digital crosstalk measurement.




Fig. 4: ESD response to IEC61000-4-2 (+15kV air discharge) on one input $V(in)$ and on one output ($V(out)$).




Fig. 5: ESD response to IEC61000-4-2 (+15kV air discharge) on one input $V(in)$ and on one output ($V(out)$).





Fig. 6: Line capacitance versus applied voltage.



EMIF10-1K010F1

Fig. 7: Aplac model single line structure.






Fig. 8: Aplac model parameters.

aplacvar	Cz	57pF	Model demif10
aplacvar	Rseries	960	BV = 7
aplacvar	cap_line	0.8pF	IBV = 1m
aplacvar	Ls	0.6nH	CJO = Cz
aplacvar	Rbump	50m	M = 0.3333
aplacvar	Lbump	50pH	Rs = 1
aplacvar	Rs	0.15	VJ = 0.6
aplacvar	Csubump	15pF	TT = 100n
aplacvar	Rsubump	0.15	
aplacvar	Rsub	0.1	
aplacvar	lhole	1.2nH opt	
aplacvar	Rhole	0.15	
aplacvar	cap_hole	0.15pF	
aplacvar	Rgnd	0.25	
aplacvar	lgnd	0.4nH	


ORDER CODE




**PACKAGE MECHANICAL DATA
FLIP CHIP**




FOOT PRINT RECOMMENDATIONS



MARKING



PACKING



OTHER INFORMATION

Ordering code	Marking	Package	Weight	Base qty	Delivery mode
EMIF10-1K010F1	FDT	Flip Chip	9.2 mg	5000	Tape & reel (7")

Note: More packing informations are available in the application note AN1235: "Flip-Chip: Package description and recommendations for use"

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
 © 2003 STMicroelectronics - Printed in Italy - All rights reserved.
 STMicroelectronics GROUP OF COMPANIES
 Australia - Brazil - Canada - China - Finland - France - Germany
 Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore
 Spain - Sweden - Switzerland - United Kingdom - United States.

<http://www.st.com>